FULLY REMOTE-Verification Engineer-System Verilog UVM
CyberCoders

Job Info

FULLY REMOTE-Verification Engineer-System Verilog UVM If you are a SR. Verification Engineer-System Verilog UVM with experience, please read on!
What You Will Be Doing THESE POSITIONS ARE FOREVER FULLY REMOTE, I HAVE POSITIONS FROM MID LEVEL TO PRINICPAL LEVEL FOR THIS ROLE

Job Title: Design Verification Engineer of SOC
Skills in ASIC / FPGA verification (directed test or SystemVerilog / UVM)
Basic knowledge in design techniques Verilog or VHDL
Good knowledge of simulation flow
Good basis in scripting Python, Perl, Bash&
A good level in English, both writing and oral skills

Humanly, you have to be rigorous and have a good analytical mind, you have to enjoy working in a team and being diplomatic, in particular when you have to point out the bugs discovered.
What You Need for this Position - VHDL/Verilog
- Verification Engineer
- Verilog
- FPGA
- FPGA Verification
- VHDL
- Perl
- Bash
- ASIC
- Verification
Benefits - Vacation/PTO
- Medical
- Dental
- Vision
- 401k

So, if you are a SR. Verification Engineer-System Verilog UVMwith experience, please apply today!
- Applicants must be authorized to work in the U.S.



*CyberCoders, Inc is proud to be an Equal Opportunity Employer*



All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, protected veteran status, or any other characteristic protected by law.



*Your Right to Work* - In compliance with federal law, all persons hired will be required to verify identity and eligibility to work in the United States and to complete the required employment eligibility verification document form upon hire.